I. INTRODUCTION
T HE aggressive downscaling of CMOS technology has resulted in several reliability concerns. The radiation-induced single event upset (SEU) reliability is expected to get worse. The critical charge required to flip a memory cell decreases due to the scaling of the supply voltage and the cell capacitance [1] . This, in turn, implies that the minimum linear energy transfer (LET) required by the radiation to flip the cell would also decrease. The decreasing trend in LET with the shrinking device dimensions has indeed been demonstrated over three generations of Sandia's n-substrate technology (0.5, 1, and 2 m) observed by Dodd et al. [2] . In another paper, by Roche et al. [3] , it has been shown that SEU vulnerability is multiplied by a factor of three if the gate length is roughly reduced by a factor of two for 0.35-and 0.5-m technology.
In the design of deep-submicron (DSM) transistors, the effect of drain-induced barrier lowering (DIBL) on the subthreshold leakage current has been very well recognized [4] . Due to the proximity, the drain electrical field influences the carrier injection at the source junction. The purpose of this paper is to investigate whether a similar proximity effect occurs with respect to SEU phenomena, due to the source influencing the radiation-generated charge at the drain node. We have used a full two-dimensional (2-D) process, device, and mixed-mode simulation-based approach to design and characterize six different 
II. SIMULATION METHODOLOGY
We have used DIOS process simulator (from ISE) to design the transistors for different technology nodes. The design is performed such that the transistor leakage current is restricted to less than 10 pA m. The source/drain engineering (shallow extension) and the channel engineering (i.e., pocket-halo and supersteep retrograde channel) have been implemented to suppress the short-channel effects. The disposable spacer technique has been used to decrease the poly-Si gate depletion and suppress the source/drain diffusion [5] . For 0.12-and 0.09-m transistors, silicon nitride gate dielectric has been used to suppress the direct tunneling leakage current. Fig. 1 shows the process-generated transistor cross section. Table 1 summarizes salient features of nMOS transistor parameters at each node. We have followed the constant field scaling to limit the average vertical field to 6 MV/cm and the average lateral electric field to 10 V m. The SRAM cell is constructed using the process-generated nMOS and pMOS transistors. The gate length of all four transistors in the cross-coupled SRAM cell is chosen to be the minimum allowed ( ) at each node. The width of the nMOS and pMOS transistors are 1.5 and 2 , respectively. In order to simulate the radiation effect, the length of the heavy-ion penetration track is made equal to the epitaxial layer thickness of 0. III. SIMULATION RESULTS AND DISCUSSION Fig. 2 shows the critical charge at different technology nodes, which can be calculated by integrating the current at the sensitive drain node of the nMOS transistor after the strike [1] . (1) where is the drain current at the struck node. is the feedback time.
The critical charge can also be defined as a charge stored on the capacitance of the struck node [6] : (2) where total capacitance of the node; change in gate voltage of the struck transistor during ; pMOS drain conduction current in the struck inverter. The decreases with scaling as expected due to the decrease in the cell capacitance ( ) and the supply voltage ). However, the critical LET shows a very interesting turnaround effect, as illustrated in Fig. 3 . The LET value reaches a minimum at m and then starts increasing with decrease in device dimension. In fact, the LET value at 0.09 m is comparable to that of a 0.5 m device. We have also monitored the charge collected at the source node. Fig. 4 indicates a significant increase in the source charge collection for m. The negative charge for 0.35 and 0.5 m essentially indicates the presence of parasitic bipolar effect in these devices, as illustrated in Fig. 5 . For m, a significant fraction of radiation-generated charge is collected by the source and, hence, does not contribute to the flipping of the drain node. Therefore, even though is lower for the smaller gate-length transistors, the LET increases due to the fact that the efficiency of the radiation charge to cause SEU decreases. In fact, the source effect on the LET has been explained explicitly in a paper by Castellani-Coulie et al. [7] that states that the source junction competes for charge collection with the drain when the striking location shifts toward the source and, hence, the upset threshold increases. Fig. 6 demonstrates the variation as a function of gate length. A very sharp increase in for m indicates the lowering of the prompt charge amount collected at the drain node.
The effect of different striking locations on LET is also evaluated. The striking location is moved away from the source to a point 0.1 m from the drain-gate edge. Fig. 7 shows the LET value for m SRAM as a function of the striking location. Since the influence of the source decreases slightly, the LET decreases for a striking location of 0.1 m. The effect of the neighboring junction from the adjacent SRAM cell is evaluated in Fig. 8 as a function of the junction voltage . An increase in the LET value due to the charge sharing is evident for both and . It is important to visualize the significance of turnaround effect on the critical LET. For example, an aluminum ion with the impinging energy of 3.41 Mev is able to flip the memory cell of gate lengths 0.25 and 0.18 m. The stopping power (LET) of silicon for an aluminum ion with the given energy is equal to the simulated LET value, 0.07 pC m (7 MeV cm mg) and, hence, is sufficient to flip the memory cell of the given gate lengths [8] . Due to the turnaround effect in LET, the same aluminum ion does not have sufficient LET to flip the memory cell of gate lengths 0.12 and 0.09 m. This fact essentially demonstrates the SEU immunity with the scaling in the DSM regime, even though the critical charge decreases.
IV. CONCLUSION
A systematic simulation-based design and characterization of the SEU phenomenon as a function of technology scaling is performed. Even though the critical charge decreases with scaling in the sub-0.18-m regime, the external manifestation of the single event reliability shows an opposite trend. The LET increases with the scaling in this regime. This phenomenon is explained based on the source proximity influence on the source-side charge collection (SSCC). The trends in the feedback time, the impact of striking location on LET, and the effect of the adjacent junction corroborate this finding. The significance of this observation is described with an example.
